

(12) PATENT APPLICATION PUBLICATION  
(19) INDIA  
(22) Date of filing of Application :25/08/2025

(21) Application No.202541080504 A  
(43) Publication Date : 05/09/2025

(54) Title of the invention : A Power-Optimized VLSI Framework for Edge AI Inference in IoT-Based Smart Devices

(51) International classification :G06N0003063000, H04L0067120000, G06F0001324000, G06N0003084000, H04L0009400000  
(86) International Application No :NA  
Filing Date :NA  
(87) International Publication No : NA  
(61) Patent of Addition to Application Number :NA  
Filing Date :NA  
(62) Divisional to Application Number :NA  
Filing Date :NA

(71) **Name of Applicant :**  
**1)N. Swapna**  
Address of Applicant :Assistant Professor, Department of Electronics & Communication Engineering, Guru Nanak Institutions Technical Campus Hyderabad, Telangana State, 501506, India -----  
**2)K. Nadiya**  
**3)Dr. Radhamma Erigela**  
**4)M. Sharath Chandra**  
**5)M. Dharani Devi**  
**6)Santosh Kumar Dwivedi**  
**7)Dr. Sangeeta Jana Mukhopadhyay**  
**8)Dr. Vikas Maheshwari**  
**Name of Applicant : NA**  
**Address of Applicant : NA**  
(72) **Name of Inventor :**  
**1)N. Swapna**  
Address of Applicant :Assistant Professor, Department of Electronics & Communication Engineering, Guru Nanak Institutions Technical Campus Hyderabad, Telangana State, 501506, India -----  
**2)K. Nadiya**  
Address of Applicant :Assistant Professor, Department of Electronics & Communication Engineering, Guru Nanak Institutions Technical Campus Hyderabad, Telangana State, 501506, India -----  
**3)Dr. Radhamma Erigela**  
Address of Applicant :Associate Professor, Department of Electronics & Communication Engineering, Teegala krishna Reddy engineering College, Telangana, 500097, India -----  
**4)M. Sharath Chandra**  
Address of Applicant :Assistant Professor, Department of Electronics & Communication Engineering, AVN Institute of Engineering and Technology, Hyderabad, Telangana State, 501510, India -----  
**5)M. Dharani Devi**  
Address of Applicant :Assistant Professor, Department of EC E. M. Kumaraasamy College of Engineering, Thalavapalayam, Karur, Tamilnadu, 639113, India -----  
**6)Santosh Kumar Dwivedi**  
Address of Applicant :Professor, Department of Electronics & Communication Engineering, Guru Nanak Institutions Technical Campus Hyderabad, Telangana State, 501506, India -----  
**7)Dr. Sangeeta Jana Mukhopadhyay**  
Address of Applicant :Assistant Professor, Brainware University, 398, Ramkrishnapur Road, Barasat, Near Jagadighata Market, Kolkata, West Bengal, 700125, India -----  
**8)Dr. Vikas Maheshwari**  
Address of Applicant :Assistant Dean-R&D and Professor, Department of Electronics & Communication Engineering, Guru Nanak Institutions Technical Campus Hyderabad, Telangana State, 501506, India -----

(57) Abstract :  
ABSTRACT A Power-Optimized VLSI Framework for Edge AI Inference in IoT-Based Smart Devices The invention discloses a power-optimized Very Large-Scale Integration (VLSI) framework specifically designed to enhance the efficiency of edge Artificial Intelligence (AI) inference in Internet of Things (IoT)-based smart devices. As IoT ecosystems grow increasingly complex, the demand for energy-efficient and real-time AI processing at the edge has become critical. Traditional cloud-based AI inference suffers from latency, high bandwidth usage, and power consumption constraints, creating a need for a dedicated on-chip hardware framework optimized for low-power operations. The proposed framework integrates specialized hardware accelerators, dynamic voltage and frequency scaling (DVFS), memory-efficient architectures, and approximate computing strategies to minimize power consumption while maintaining high accuracy and performance. It incorporates parallelized processing units and hierarchical memory management to support deep learning workloads with reduced computational overhead. This ensures that edge devices can perform AI inference tasks such as image recognition, anomaly detection, and predictive analytics without relying on high-power external resources. By combining architectural optimization with intelligent power management techniques, the framework provides a scalable and sustainable solution for next-generation IoT deployments. The invention is particularly beneficial in applications such as smart healthcare monitoring, autonomous vehicles, industrial automation, and environmental sensing, where continuous real-time AI inference is required under strict power constraints. The disclosed framework therefore establishes a foundation for low-power, high-performance AI-driven IoT devices that can operate reliably in energy-limited environments.

No. of Pages : 18 No. of Claims : 6